| |
|
 |
Motorola
|
| Part No. |
AN1240
|
| OCR Text |
... the star t bit is low (logic z ero). each data bit is either high (logic one) or lo w (logic z ero). the stop bit is high (logic one). the start bit, eight data bits, and stop bit constitute one frame of data. noise detection on an asynchr... |
| Description |
HC05 MCU Software-Driven Asynchronous Serial Communication Techniques Using the MC68HC705J1A
|
| File Size |
334.99K /
22 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SILAN MICROELECTRONICS
|
| Part No. |
SD6904S SD6904STR
|
| OCR Text |
... zcd i inductor current ero - crossing detection pin 5,6 dr ain o drain output 7 gnd gnd ground pin function description sd690 xs is a non - isola ted led driver ic adopting buck structure. t he function is de... |
| Description |
NON-ISOLATED LED LIGHTING DRIVE IC
|
| File Size |
226.02K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
ICS2305M-1H ICS2305M-1HLFT
|
| OCR Text |
...01 www.icst.com 3.3 v olt z ero d elay , l ow s kew b uffer description the ics2305 is a low phase noise, high-speed pll based, low-skew zero delay buffer. based on ics? proprietary low jitter phase locked loop (pll) techniques, t... |
| Description |
2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
|
| File Size |
266.97K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
8731CY-01T
|
| OCR Text |
...lvpecl c lock m ultiplier / z ero d elay b uffer b lock d iagram p in a ssignment f eatures ? eleven differential 3.3v lvpecl outputs ? differential reference clock input pair ? ref_clk, nref_clk pair can accept the following differen... |
| Description |
8731 SERIES, PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
|
| File Size |
284.81K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
ICS8731CY-01 ICS8731CY-01LFT ICS8731CY-01T
|
| OCR Text |
...lvpecl c lock m ultiplier / z ero d elay b uffer b lock d iagram p in a ssignment f eatures ? eleven differential 3.3v lvpecl outputs ? differential reference clock input pair ? ref_clk, nref_clk pair can accept the following differen... |
| Description |
PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
|
| File Size |
162.54K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
